Secure Processors
·
R. B. Lee, P. C. S. Kwan, J. P. McGregor, J.
Dwoskin, and Z. H. Wang, Architecture for Protecting Critical Secrets in
Microprocessors, Proceedings of the 32nd
International Symposium on Computer Architecture, pp. 2-13, June 2005. [PDF]
·
R. Anderson, M. Bond, J. Clulow, and S.
Skorobogatov. “Cryptographic processors – a survey”. IEEE Proceedings, Special Issue (to appear). Also available as a
Technical Report UCAM-CL-TR-641. August 2005 [PDF]
·
P. Barham, B. Dragovic, K. Fraser, S. Hand, T.
Harris, A. Ho, R. Neugebauery, I. Pratt, and A. Warfield, “Xen and the Art of
Virtualization”, Proceedings of the
nineteenth ACM symposium on Operating systems principles, pp. 164 – 177,
2003 [PDF]
·
J. Yang, Y. Zhang, and L. Gao, “Fast Secure
Processor for Inhibiting Software Piracy and Tampering”, Proceedings. 36th Annual IEEE/ACM International Symposium, pp. 351
– 360, 2003 [PDF]
·
G. E. Suh, D. Clarke, B. Gassend, M. V. Dijk,
and S. Devadas, “AEGIS: Architecture for Tamper-Evident and Tamper-Resistant
Processing”, Proceedings of the 17th
annual international conference on Supercomputing, pp. 160 – 171, 2003 [PDF]
·
S. Ravi, A. Raghunathan,
·
D. Lie, C. Thekkath, M. Mitchell, P. Lincoln, D.
Boneh, J. Mitchell, and M. Horowitz, “Architectural Support for Copy and Tamper
Resistant Software”, Proceedings
of the ninth international conference on Architectural support for programming
languages and operating systems, pp. 168 – 177, 2000 [PDF]
·
T. Gilmont, J. D. Legat, and J. J. Quisquater,
“Enhancing Security in the Memory Management Unit”, EUROMICRO Conference, 1999. Proceedings. 25th, pp. 449 –
456, vol.1, 1999 [PDF]
·
T. Gilmont, J. D. Legat, and J. J. Quisquater,
“An Architecture of Security Management Unit for Safe Hosting of Multiple
Agents”, Proceedings of the International
Workshop on Intelligent Communications and Multimedia Terminals, pp. 79–82,
Nov. 1998. [PDF]